LinkedIn Following | |||||
Anand Desai posted a job: Looking for System level test engineer (Verilog, VHDL). Bangalore and Noida location. 5-10 yrs "Position Requirements: • Strong verilog skills, experience with VHDL a plus • Strong experience with simulation and verification tools • Experience with emulation, Cadence’s Palladium product preferred • Strong knowledge of general design debug techniques, specific knowledge of FPGA design debug a plus • Strong English communication skills, both written and verbal • Strong scripting and Unix skills required • Excellent multi-tasking skills required • Experience with Altera FPGAs a plus. • Experience with hardware debug tools like logic analyzer and oscilloscope a plus." | |||||
Don't want to get activity notifications: Change your following people settings » Learn more about following people's activity
|
Related Links
Tuesday, March 19, 2013
New job Looking for System level test engineer (Verilog, VHDL). Bangalore and Noida location. 5-10 yrs
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment